

In re Appln. of Underhill Corres. to Application No. PCT/GB99/03776

(Amended) An anti-jitter circuit as claimed in claim

monostable circuit connected to the output of said means for comparing.

An anti-jitter circuit as claimed in claim 8 wherein said (Amended) monostable circuit is triggered whenever a discharge part of the time-varying voltage waveform crosses the mean d.c. level.

An anti-jitter circuit as claimed in claim 1 including (Amended) 13. frequency doubling means comprising a first said charging means and a second said charging means for deriving charge packets respectively from the rising and falling edges of the input pulse train.

An anti-jitter circuit as claim in claim 1 including means for (Amended)

maintaining the charge value of the charge packets substantially constant.

An anti-jitter circuit as claimed in claim 2 wherein said (Amended) means for comparing comprises inverted gate means having an input coupled to the integrator charge storage means and an output, and including means defining a further negative feedback path between said output of said inverted gate means and said discharging means whereby to establish said mean d.c. voltage level as a switching level of said inverted gate means.

In re Appln. of Underhill Corres. to Application No. PCT/GB99/03776 An anti-jitter circuit as claimed in claim 19 wherein said (Amended) further negative feedback path comprises a 17 28. An anti-jitter circuit as claimed in claim 2 wherein said (Amended) means for comparing comprises inverted gate means having an input coupled to the integrator charge storage means and an output, and including a voltage source coupled to the discharging means whereby to establish said mean d.c. voltage level as a switching level of said inverted gate means. An anti-jitter circuit as claimed in claim 2 including means (Amended) providing a low impedance path between the input and the output of the negative feedback path. Cancel claim 28 without prejudice. Please add the following new claims 29-30: (New) An anti-jitter circuit as claimed in claim 20 wherein said further regative feedback path comprises a low pass filter (New) An anti-jitter circuit as claimed in claim 29 wherein said low pass filter comprises the combiantion of a resistor and a capacitor.